2023-02-11 08:04:34 +08:00
|
|
|
ENTRY(Reset_Handler);
|
2022-11-09 17:38:30 +08:00
|
|
|
MEMORY {
|
2023-02-11 08:04:34 +08:00
|
|
|
flash(rx) : ORIGIN = 0x08000000, LENGTH = 2048k
|
2022-11-09 17:38:30 +08:00
|
|
|
sram(rwx) : ORIGIN = 0x20000000, LENGTH = 192k /* remaining 64k in a separate address space */
|
|
|
|
}
|
|
|
|
_estack = ORIGIN(sram) + LENGTH(sram); /* stack points to end of SRAM */
|
|
|
|
|
|
|
|
SECTIONS {
|
2023-02-11 08:04:34 +08:00
|
|
|
.vectors : { KEEP(*(.isr_vector)) } > flash
|
|
|
|
.text : { *(.text* .text.*) } > flash
|
|
|
|
.rodata : { *(.rodata*) } > flash
|
2022-11-09 17:38:30 +08:00
|
|
|
|
|
|
|
.data : {
|
2023-02-11 08:04:34 +08:00
|
|
|
_sdata = .; /* for init_ram() */
|
2022-11-09 17:38:30 +08:00
|
|
|
*(.first_data)
|
|
|
|
*(.data SORT(.data.*))
|
2023-02-11 08:04:34 +08:00
|
|
|
_edata = .; /* for init_ram() */
|
2022-11-09 17:38:30 +08:00
|
|
|
} > sram AT > flash
|
|
|
|
_sidata = LOADADDR(.data);
|
|
|
|
|
|
|
|
.bss : {
|
2023-02-11 08:04:34 +08:00
|
|
|
_sbss = .; /* for init_ram() */
|
2022-11-09 17:38:30 +08:00
|
|
|
*(.bss SORT(.bss.*) COMMON)
|
2023-02-11 08:04:34 +08:00
|
|
|
_ebss = .; /* for init_ram() */
|
2022-11-09 17:38:30 +08:00
|
|
|
} > sram
|
|
|
|
|
|
|
|
. = ALIGN(8);
|
2023-02-11 08:04:34 +08:00
|
|
|
_end = .; /* for cmsis_gcc.h and init_ram() */
|
2022-11-09 17:38:30 +08:00
|
|
|
}
|