mirror of
https://github.com/cesanta/mongoose.git
synced 2024-12-12 15:39:00 +08:00
43 lines
1.5 KiB
C
43 lines
1.5 KiB
C
|
// Copyright (c) 2023 Cesanta Software Limited
|
||
|
|
// All rights reserved
|
||
|
|
|
||
|
|
#pragma once
|
||
|
|
|
||
|
|
#include <stm32f429xx.h>
|
||
|
|
|
||
|
|
#define UUID ((uint8_t *) UID_BASE) // Unique 96-bit chip ID. TRM 39.1
|
||
|
|
|
||
|
|
// Helper macro for MAC generation
|
||
|
|
#define GENERATE_LOCALLY_ADMINISTERED_MAC() \
|
||
|
|
{ \
|
||
|
|
2, UUID[0] ^ UUID[1], UUID[2] ^ UUID[3], UUID[4] ^ UUID[5], \
|
||
|
|
UUID[6] ^ UUID[7] ^ UUID[8], UUID[9] ^ UUID[10] ^ UUID[11] \
|
||
|
|
}
|
||
|
|
|
||
|
|
// For internal testing purposes
|
||
|
|
#ifdef UART_DEBUG
|
||
|
|
#include "main.h"
|
||
|
|
#define BIT(x) (1UL << (x))
|
||
|
|
static inline void test_init(void) {
|
||
|
|
USART_TypeDef *uart = USART1; // hardcode to USART1 PA9,10
|
||
|
|
uint32_t freq = SystemCoreClock / BIT(((RCC->CFGR >> 13) & 0x7) - 3);
|
||
|
|
__HAL_RCC_USART1_CLK_ENABLE();
|
||
|
|
__HAL_RCC_GPIOA_CLK_ENABLE();
|
||
|
|
GPIO_InitTypeDef GPIO_InitStruct = {.Pin = GPIO_PIN_10 | GPIO_PIN_9,
|
||
|
|
.Mode = GPIO_MODE_AF_PP,
|
||
|
|
.Pull = GPIO_NOPULL,
|
||
|
|
.Speed = GPIO_SPEED_FREQ_VERY_HIGH,
|
||
|
|
.Alternate = GPIO_AF7_USART1};
|
||
|
|
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
|
||
|
|
uart->CR1 = 0; // Disable this UART
|
||
|
|
uart->BRR = freq / 115200; // Set baud rate
|
||
|
|
uart->CR1 |= BIT(13) | BIT(2) | BIT(3); // Set UE, RE, TE
|
||
|
|
}
|
||
|
|
static inline void uart_write_byte(USART_TypeDef *uart, uint8_t byte) {
|
||
|
|
uart->DR = byte;
|
||
|
|
while ((uart->SR & BIT(7)) == 0) (void) 0;
|
||
|
|
}
|
||
|
|
#else
|
||
|
|
#define test_init()
|
||
|
|
#endif
|