mirror of
https://github.com/cesanta/mongoose.git
synced 2024-12-15 01:29:00 +08:00
43 lines
2.7 KiB
C
43 lines
2.7 KiB
C
#pragma once
|
|
|
|
#define HAL_ETH_MODULE_ENABLED
|
|
#define HAL_RCC_MODULE_ENABLED
|
|
|
|
#include "stm32f7xx.h"
|
|
#include "stm32f7xx_hal_def.h"
|
|
#include "stm32f7xx_hal_rcc.h"
|
|
|
|
#define ETH_RXBUFNB 4
|
|
#define ETH_TXBUFNB 3
|
|
#define ETH_RX_BUF_SIZE (ipconfigNETWORK_MTU + 36)
|
|
#define ETH_TX_BUF_SIZE (ipconfigNETWORK_MTU + 36)
|
|
|
|
#define assert_param(expr) ((void) 0U)
|
|
|
|
#define LAN8742A_PHY_ADDRESS 0x00
|
|
#define PHY_RESET_DELAY ((uint32_t)0x00000FFF)
|
|
#define PHY_CONFIG_DELAY ((uint32_t)0x00000FFF)
|
|
#define PHY_READ_TO ((uint32_t)0x0000FFFF)
|
|
#define PHY_WRITE_TO ((uint32_t)0x0000FFFF)
|
|
#define PHY_BCR ((uint16_t)0x00) /*!< Transceiver Basic Control Register */
|
|
#define PHY_BSR ((uint16_t)0x01) /*!< Transceiver Basic Status Register */
|
|
#define PHY_RESET ((uint16_t)0x8000) /*!< PHY Reset */
|
|
#define PHY_LOOPBACK ((uint16_t)0x4000) /*!< Select loop-back mode */
|
|
#define PHY_FULLDUPLEX_100M ((uint16_t)0x2100) /*!< Set the full-duplex mode at 100 Mb/s */
|
|
#define PHY_HALFDUPLEX_100M ((uint16_t)0x2000) /*!< Set the half-duplex mode at 100 Mb/s */
|
|
#define PHY_FULLDUPLEX_10M ((uint16_t)0x0100) /*!< Set the full-duplex mode at 10 Mb/s */
|
|
#define PHY_HALFDUPLEX_10M ((uint16_t)0x0000) /*!< Set the half-duplex mode at 10 Mb/s */
|
|
#define PHY_AUTONEGOTIATION ((uint16_t)0x1000) /*!< Enable auto-negotiation function */
|
|
#define PHY_RESTART_AUTONEGOTIATION ((uint16_t)0x0200) /*!< Restart auto-negotiation function */
|
|
#define PHY_POWERDOWN ((uint16_t)0x0800) /*!< Select the power down mode */
|
|
#define PHY_ISOLATE ((uint16_t)0x0400) /*!< Isolate PHY from MII */
|
|
#define PHY_AUTONEGO_COMPLETE ((uint16_t)0x0020) /*!< Auto-Negotiation process completed */
|
|
#define PHY_LINKED_STATUS ((uint16_t)0x0004) /*!< Valid link established */
|
|
#define PHY_JABBER_DETECTION ((uint16_t)0x0002) /*!< Jabber condition detected */
|
|
#define PHY_SR ((uint16_t)0x1F) /*!< PHY special control/ status register Offset */
|
|
#define PHY_SPEED_STATUS ((uint16_t)0x0004) /*!< PHY Speed mask */
|
|
#define PHY_DUPLEX_STATUS ((uint16_t)0x0010) /*!< PHY Duplex mask */
|
|
#define PHY_ISFR ((uint16_t)0x1D) /*!< PHY Interrupt Source Flag register Offset */
|
|
#define PHY_ISFR_INT4 ((uint16_t)0x0010) /*!< PHY Link down inturrupt */
|
|
|