mirror of
https://github.com/nginx/nginx.git
synced 2025-01-21 03:33:00 +08:00
ffe714403d
*) Change: the "variables_hash_max_size" and
"variables_hash_bucket_size" directives.
*) Feature: the $body_bytes_sent variable can be used not only in the
"log_format" directive.
*) Feature: the $ssl_protocol and $ssl_cipher variables.
*) Feature: the cache line size detection for widespread CPUs at start
time.
*) Feature: now the "accept_mutex" directive is supported using
fcntl(2) on platforms different from i386, amd64, sparc64, and ppc.
*) Feature: the "lock_file" directive and the --with-lock-path=PATH
autoconfiguration directive.
*) Bugfix: if the HTTPS protocol was used in the "proxy_pass" directive
then the requests with the body was not transferred.
94 lines
1.4 KiB
C
94 lines
1.4 KiB
C
|
|
/*
|
|
* Copyright (C) Igor Sysoev
|
|
*/
|
|
|
|
|
|
#include <ngx_config.h>
|
|
#include <ngx_core.h>
|
|
|
|
|
|
#if (( __i386__ || __amd64__ ) && ( __GNUC__ || __INTEL_COMPILER ))
|
|
|
|
|
|
static ngx_inline void ngx_cpuid(uint32_t i, uint32_t *buf);
|
|
|
|
|
|
static ngx_inline void
|
|
ngx_cpuid(uint32_t i, uint32_t *buf)
|
|
{
|
|
uint32_t eax, ebx, ecx, edx;
|
|
|
|
__asm__ (
|
|
|
|
"cpuid"
|
|
|
|
: "=a" (eax), "=b" (ebx), "=c" (ecx), "=d" (edx) : "a" (i) );
|
|
|
|
buf[0] = eax;
|
|
buf[1] = ebx;
|
|
buf[2] = edx;
|
|
buf[3] = ecx;
|
|
}
|
|
|
|
|
|
/* auto detect the L2 cache line size of modern and widespread CPUs */
|
|
|
|
void
|
|
ngx_cpuinfo(void)
|
|
{
|
|
u_char *vendor;
|
|
uint32_t vbuf[5], cpu[4];
|
|
|
|
vbuf[0] = 0;
|
|
vbuf[1] = 0;
|
|
vbuf[2] = 0;
|
|
vbuf[3] = 0;
|
|
vbuf[4] = 0;
|
|
|
|
ngx_cpuid(0, vbuf);
|
|
|
|
vendor = (u_char *) &vbuf[1];
|
|
|
|
if (vbuf[0] == 0) {
|
|
return;
|
|
}
|
|
|
|
ngx_cpuid(1, cpu);
|
|
|
|
if (ngx_strcmp(vendor, "GenuineIntel") == 0) {
|
|
|
|
switch (cpu[0] & 0xf00) {
|
|
|
|
/* Pentium */
|
|
case 5:
|
|
/* Pentium Pro, II, III */
|
|
case 6:
|
|
ngx_cacheline_size = 32;
|
|
break;
|
|
|
|
/*
|
|
* Pentium 4, although its cache line size is 64 bytes,
|
|
* it prefetches up to two cache lines during memory read
|
|
*/
|
|
case 15:
|
|
ngx_cacheline_size = 128;
|
|
break;
|
|
}
|
|
|
|
} else if (ngx_strcmp(vendor, "AuthenticAMD") == 0) {
|
|
ngx_cacheline_size = 64;
|
|
}
|
|
}
|
|
|
|
#else
|
|
|
|
|
|
void
|
|
ngx_cpuinfo(void)
|
|
{
|
|
}
|
|
|
|
|
|
#endif
|